## TiSi<sub>2</sub>/Si heteronanocrystal metal-oxide-semiconductor-field-effect-transistor memory

Yan Zhu, Bei Li, and Jianlin Liu<sup>a)</sup>
Quantum Structures Laboratory, Department of Electrical Engineering, University of California, Riverside, California 92521

G. F. Liu and J. A. Yarmoff

Department of Physics and Astronomy, University of California, Riverside, California 92521

(Received 31 July 2006; accepted 19 October 2006; published online 7 December 2006)

TiSi<sub>2</sub>/Si heteronanocrystals with a density of  $5\times10^{11}$  cm<sup>-2</sup> were formed on a thermally oxidized p-type Si substrate by using self-aligned silicide technique. Metal-oxide-semiconductor-field-effect-transistor (MOSFET) memory devices were fabricated using these heteronanocrystals as floating gates. As compared to Si nanocrystal MOSFET memory, TiSi<sub>2</sub>/Si heteronanocrystal memories exhibit higher charge storage capacity, longer retention, better writing efficiency, less writing saturation, and faster erasing speed. © 2006 American Institute of Physics.

[DOI: 10.1063/1.2402232]

Si nanocrystals as discrete charge storage nodes have significantly improved the performance of floating gate memory. It has been found that the existence of defects in Si nanocrystals results in the long retention performance. Nevertheless, this defect-related retention enhancement is not thermally robust.<sup>2</sup> Toward better retention and reliability, numerous attempts have been made using floating nanocrystals, such as double Si nanocrystals, Ge nanocrystals, metal, 5or metal-like<sup>9</sup> nanocrystals, and dielectric nanocrystals  $(Al_2O_3, HfO_2, Si_4N_3, etc.)^{10-12}$  In principle, the issue of the defect-related storage remains for the dielectric nanocrystals since the defect-induced traps are the only mechanism for charge retention. Charging the defects in the dielectric layers also encounters the erasing saturation, as has been found in silicon-oxide-nitride-oxide-silicon memory devices. <sup>13</sup> A feasible solution to rule out the defect effect is to employ nanocrystals with high density of states, such as metal nanocrystals.<sup>5–8</sup> The drawback of using metal nanocrystals is the metal/oxide reaction during high-temperature processes in device integration, such as source/drain/gate dopant activation. Recently we reported the metal-oxide-semiconductor (MOS) capacitor memory with self-aligned silicide/Si heteronanocrystal floating gate. 14,15 Without degrading the performance in writing and erasing, as compared with a Si nanocrystal capacitor, the MOS device exhibited a significantly improved retention, obtained from capacitancevoltage measurements. Two-terminal MOS capacitor device, however, is not practically applicable for nonvolatile memory technology. Toward this application, it is extremely important to develop three-terminal MOS-field-effect transistor (MOSFET) memories and study their current-voltage characteristics and other device physics.

This letter reports the dynamic performance of MOSFET memory devices with TiSi<sub>2</sub>/Si heteronanocrystal floating gates, including writing, erasing, and data retention. It has been reported that there is a conduction band discontinuity of 0.57 eV at the TiSi<sub>2</sub>/Si interface. The tunnel barrier profile changes from uniform to staircase when TiSi<sub>2</sub>/Si hetero-

a)Electronic mail: jianlin@ee.ucr.edu

nanocrystals replace Si nanocrystals. The formation of an additional quantum well for electrons as a result of band offset enhances data retention characteristics compared with Si nanocrystal memory. In addition, Si barrier layers between the metallic silicide dots and the tunnel oxide minimize segregation of the metal atoms into the tunnel oxide, leading to better device stability over metal nanocrystal memories.

TiSi<sub>2</sub>/Si heteronanocrystal process is briefly described as follows. Si nanocrystals were deposited using lowpressure chemical vapor deposition (LPCVD) on a p-type Si wafer with a 5-nm-thick thermally grown tunnel oxide layer. Then the wafer was immediately transferred into another vacuum chamber for Ti metal deposition (2 nm). A standard silicidation technique is used to form silicide/Si heteronanocrystals. 15 The unreacted Ti in between and on top of heteronanocrystals was selectively removed to form discrete heteronanocrystals. After silicidation, control oxide of about 15 nm was deposited, followed by a 350-nm-thick poly-Si deposition in LPCVD. The polygate and source/drain regions were heavily implanted with phosphorus. Aluminum was used as Ohmic contact material. Memories embedding with both original Si nanocrystals and self-aligned TiSi<sub>2</sub>/Si heteronanocrystals were fabricated in the same run. The final MOSFET memory devices possess a channel length of

Figure 1(a) shows the atomic force microscope (AFM) image of TiSi<sub>2</sub>/Si heteronanocrystals on the tunnel oxide. Heteronanocrystal density of about  $5 \times 10^{11}$  cm<sup>-2</sup> and average base diameter of 13 nm can be obtained. To confirm the formation of heteronanocrystals, selective etching of TiSi<sub>2</sub> dots over Si dots was conducted in diluted HF. Figure 1(b) shows the AFM image of the heteronanocrystal sample after etching. Si dots are still visible with slightly smaller size and similar density. Figure 1(c) gives the results of x-ray photoelectron spectroscopy (XPS) analysis for the same heteronanocrystal samples before and after HF etching. For the as-fabricated heteronanocrystal sample, there are two evident peaks (466.1 and 461.1 eV) corresponding to  $2P_{1/2}$  and  $2P_{3/2}$  states of Ti, respectively.<sup>17,18</sup> These two peaks correspond to titanium silicide and partially oxidized titanium<sup>18</sup> caused by the exposure of the sample to the air. These Ti-related signals




FIG. 1. (Color online) (a) AFM image of the TiSi<sub>2</sub>/Si heteronanocrystals of our memory devices. (b) AFM image of the TiSi<sub>2</sub>/Si heteronanocrystals after selective etching in diluted HF. Smaller features with similar density as the original TiSi<sub>2</sub>/Si heteronanocrystals are the remaining Si dot portions of the heteronanocrystals. (c) XPS spectra of the samples shown in (a) and (b).

disappear after HF etching, which means the removal of the TiSi<sub>2</sub> portions of the heteronanocrystals. The combination of XPS and AFM results suggests that TiSi<sub>2</sub>/Si heteronanocrystals have been achieved.

Figure 2 shows  $I_{\rm ds}$ - $V_{\rm gs}$  characteristics of a TiSi<sub>2</sub>/Si heteronanocrystal memory, where  $I_{\rm ds}$  is the source-drain current and  $V_{\rm gs}$  is the gate voltage, respectively. The drain voltage is fixed at 0.1 V. Positive shift in  $I_{\rm ds}$ - $V_{\rm gs}$  curve can be clearly found for the device after a writing operation of 20 V for 1 s, indicating that electrons have been injected into the floating gate. The threshold voltage ( $V_{\rm th}$ ) is defined as the gate voltage where the channel current reaches 0.1  $\mu$ A, as is commonly used in industry. Threshold voltage shift ( $\Delta V_{\rm th}$ ), i.e., memory window of about 0.8 V, is obtained.




FIG. 2.  $I_{ds}$ - $V_{gs}$  curves for the neutral and the programed TiSi<sub>2</sub>/Si heteronanocrystal memory. Memory effect is clearly observed.

Occurs more easily, leading to a slightly higher writing efficiency. As the field reaches 7 MV/cm (corresponding to Downloaded 07 Dec 2006 to 138.23.166.226. Redistribution subject to AIP license or copyright, see http://apl.aip.org/apl/copyright.jsp




FIG. 3. Threshold voltage shift as a function of (a) writing voltage, (b) writing time, and (c) erasing time, for memories with TiSi<sub>2</sub>/Si heteronanocrystal and Si nanocrystal floating gates, respectively.

The memory window is shown in Figs. 3(a) and 3(b), where its dependence on the writing voltage and writing time is plotted, respectively. For the writing voltage dependence, the writing time is fixed at 1 s. Memory window of the device with heteronanocrystals is larger than that of the reference Si nanocrystal memory at the low gate voltages. However, the difference decreases as the gate voltage increases and almost disappears when the writing voltages exceed 14 V. The memory window begins to increase rapidly and linearly when the gate voltage increases beyond 14 V. This is due to the different tunneling mechanisms under low and high voltages. Direct tunneling, although weak, occurs at low electric field, which corresponds to a slow writing. Metallic TiSi<sub>2</sub> offers higher density of states and stronger coupling between the heteronanocrystal floating gate and the channel. Therefore the tunneling from the channel to the floating gate occurs more easily, leading to a slightly higher writing efficiency. As the field reaches 7 MV/cm (corresponding to




FIG. 4. Retention characteristics of a  $TiSi_2/Si$  heteronanocrystal memory and a Si nanocrystal memory.

14 V bias on our devices), Fowler-Nordheim (FN) tunneling begins to dominate the charge injection, thus giving a rapid increase of programming speed. Since FN tunneling occurs when electrons tunnel from the channel, via the triangular tunnel oxide barrier because of high voltage, to the floating nanocrystals, the difference of the band structure near the conduction band edge between the Si nanocrystals and  $TiSi_2/Si$  heteronanocrystals is not critical in writing under high voltage. This explains the result that the two memory devices possess the same memory window for the short writing time of 1 s at the high voltage.

Figure 3(b) shows the dependence of memory window on writing time. The writing voltage is fixed at 15 V and writing time is changed from 1 to 20 s. Almost identical trend of memory window for the two devices can be found when the writing time is below 5 s. Beyond 5 s, the writing approaches saturation. The heteronanocrystal memory exhibits a larger saturated memory window. Since writing at 15 V is dominated through FN tunneling, both Si nanocrystal and TiSi<sub>2</sub>/Si heteronanocrystal memories have similar writing efficiency, leading to the same memory window trend when the writing time is less than 5 s. However, as the writing time increases, the charge amount in the floating gates increases. The Coulomb blockade effect raises nanocrystals' potential after receiving those electrons and repulses the following electrons from entering the floating gates. Saturation then occurs after a certain injection time for a given gate voltage. TiSi<sub>2</sub>/Si heteronanocrystals repulse less strongly the next electrons due to the extremely large effective dielectric constant for metallic material. The resultant characteristic is that TiSi<sub>2</sub>/Si heteronanocrystal can store more charges when writing is saturated.

The erasing characteristics are shown in Fig. 3(c) with an erasing voltage of -15 V for both the TiSi<sub>2</sub>/Si heteronanocrystal memory and the Si nanocrystal memory. The TiSi<sub>2</sub>/Si heteronanocrystal memory exhibits faster erasing speed than the Si nanocrystal memory. This is attributed to higher coupling between the metallic silicide and the channel due to higher density of states.

In Fig. 4, the retention characteristic of the TiSi<sub>2</sub>/Si heteronanocrystal memory is much superior to that of Si nanocrystal memory due to the additional barrier from TiSi<sub>2</sub>/Si band offset. The memory window decay rate for the TiSi<sub>2</sub>/Si heteronanocrystal memory is 0.048 V/decade, lead-

ing to a 0.56 V window even after ten years  $(3 \times 10^8 \text{ s})$  as obtained from the elongation line for the decay trend. The Si nanocrystal memory possesses a slightly faster decay rate (0.069 V/decade) after a quick memory window drop in the early retention stage. This decay (0.069 V/decade) is attributed to the detrapping from the deep traps in the Si nanocrystals. These deep traps may have a slightly smaller activation energy (trap depth) than the band offset of TiSi<sub>2</sub>/Si, which explains the slightly faster emission rate. In the earlier retention stage, charge emission from the Si nanocrystal conduction band and the shallow traps contributes to faster decay than that in TiSi2/Si heteronanocrystal memory case, leading to a significant charge loss during the first 10<sup>4</sup> s. For the TiSi<sub>2</sub>/Si heteronanocrystal memory, since the charges are mainly localized in the additional SiO<sub>2</sub>/TiSi<sub>2</sub>/Si quantum well region, it does not suffer from faster charge loss in the early retention stage. Therefore it exhibits a dramatically improved retention characteristic.

In summary, we have demonstrated high performance of a MOSFET memory device with self-aligned TiSi<sub>2</sub>/Si heteronanocrystal floating gate. Compared with a Si nanocrystal memory, a TiSi<sub>2</sub>/Si heteronanocrystal memory exhibits faster writing, weaker writing saturation, faster erasing, and longer retention characteristics. This study suggests that TiSi<sub>2</sub>/Si heteronanocrystal memory is a promising candidate to replace flash memory and Si nanocrystal memory for applications toward complementary MOS ultimate limit.

The authors acknowledge the financial and program support of the Microelectronics Advanced Research Corporation (MARCO) and its Focus Center on Function Engineered NanoArchitectonics (FENA), and the National Science Foundation (ECS-0622647).

<sup>1</sup>S. Tiwari, F. Rana, K. Chan, L. Shi, and H. Hanafi, Appl. Phys. Lett. **69**, 1232 (1996).

<sup>2</sup>Y. Shi, K. Saito, H. Ishikuro, and T. Hiramoto, Jpn. J. Appl. Phys., Part 1 38, 2453 (1999).

<sup>3</sup>R. Ohba, N. Sugiyama, K. Uchida, J. Koga, and A. Toriumi, IEEE Trans. Electron Devices **49**, 1392 (2002).

<sup>4</sup>Q. Wan, C. L. Lin, W. L. Liu, and T. H. Wang, Appl. Phys. Lett. **82**, 4708 (2003).

<sup>5</sup>Z. T. Liu, C. Lee, V. Narayanan, G. Pei, and E. C. Kan, IEEE Trans. Electron Devices **49**, 1606 (2002).

<sup>6</sup>C. H. Lee, J. Meteer, V. Narayanan, and E. C. Kan, J. Electron. Mater. **34**, 1 (2005).

 J. Lee and D. L. Kwong, IEEE Trans. Electron Devices 52, 507 (2005).
 T. C. Chang, P. T. Liu, S. T. Yan, and S. M. Sze, Electrochem. Solid-State Lett. 8, G71 (2005).

<sup>9</sup>S. Choi, S. S. Kim, M. Chang, H. S. Hwang, S. H. Jeon, and C. W. Kim, Appl. Phys. Lett. **86**, 123110 (2005).

<sup>10</sup>J. H. Chen, W. J. Yoo, D. S. H. Chan, and L. J. Tang, Appl. Phys. Lett. **86**, 073114 (2005).

<sup>11</sup>Y. H. Lin, C. H. Chien, C. T. Lin, C. Y. Chang, and T. F. Lei, IEEE Electron Device Lett. **26**, 154 (2005).

<sup>12</sup>S. Y. Huang, K. Arai, K. Usami, and S. Oda, Nanotechnology 3, 210 (2004).

<sup>13</sup>i. De Wolf, D. J. Howard, A. Lauwers, K. Maex, and H. E. Maes, Appl. Phys. Lett. **70**, 2262 (1997).

<sup>14</sup>D. T. Zhao, Y. Zhu, R. G. Li, and J. L. Liu, Solid-State Electron. **49**, 1974

(2005).

15 Y. Zhu, D. T. Zhao, R. G. Li, and J. L. Liu, Appl. Phys. Lett. **88**, 103507

<sup>16</sup>H.-C. W. Huang, C. F. Aliotta, and P. S. Ho, Appl. Phys. Lett. 41, 54 (1982)

<sup>17</sup>Y. Miura and S. Fujieda, J. Appl. Phys. **81**, 6476 (1997).

TiSi<sub>2</sub>/Si heteronanocrystal memory is 0.048 V/decade, lead-Downloaded 07 Dec 2006 to 138.23.166.226. Redistribution subject to AIP license or copyright, see http://apl.aip.org/apl/copyright.jsp