

# TiSi<sub>2</sub> Nanocrystal Metal Oxide Semiconductor Field Effect Transistor Memory

Huimei Zhou, Bei Li, Zheng Yang, *Member, IEEE*, Ning Zhan, Dong Yan, Roger K. Lake, *Senior Member, IEEE*, and Jianlin Liu, *Member, IEEE*

**Abstract**—A TiSi<sub>2</sub> nanocrystal (NC) memory was fabricated. TiSi<sub>2</sub> NCs were synthesized on SiO<sub>2</sub> by annealing Ti covered Si NCs. Compared to the reference Si NC memory, both experiment and simulation results show that TiSi<sub>2</sub> NC memory exhibits larger memory window, faster writing and erasing, and longer retention lifetime as a result of the metallic property of the silicide NCs. Due to thermally stable, CMOS compatible properties, TiSi<sub>2</sub> NCs are highly promising for nonvolatile memory device application.

**Index Terms**—Nonvolatile memory (NVM), TiSi<sub>2</sub> nanocrystal (NC).

## I. INTRODUCTION

**P**OLYCRYSTALLINE silicon as a floating gate has been used as a charge storage material in nonvolatile memory (NVM) for the past three decades [1]. The dimensions of Si-based memory devices have approached the nanometer scale and NVM, utilizing discrete charge storage nodes such as defect traps and Si nanocrystals (NCs) has been considered as a candidate to replace the conventional flash memory [2], [3]. It was also reported that the wide distribution of defect-related deep levels are associated with the Si NC memory [4]. Although the existence of these defects in Si NCs results in relatively long retention performance, the defect-based performance improvement is not stable in the subsequent high-temperature annealing step of MOSFET memory device fabrication [4].

New types of NC floating dots such as double Si dots [5], Ge NCs [6], metal [7]–[10] or metal-like [11] dots, and dielec-

Manuscript received November 5, 2009; revised March 9, 2010; accepted April 20, 2010. Date of publication May 3, 2010; date of current version May 11, 2011. This work was supported by the Focus Center Research Program Center on Function Engineered NanoArchitectonics, the National Science Foundation under Grant ECCS-0725630 and Grant DMR-0807232, and the Defense Microelectronics Activity under Grant H94003-09-2-0901. The review of this paper was arranged by Associate Editor C. Zhou.

H. Zhou, N. Zhan, and J. Liu are with the Quantum Structures Laboratory, Department of Electrical Engineering, University of California, Riverside, CA 92521 USA (e-mail: jianlin@ee.ucr.edu).

B. Li was with the Quantum Structures Laboratory, Department of Electrical Engineering, University of California, Riverside, CA 92521 USA. She is now with the Intermolecular, Inc., San Jose, CA 95134 USA.

Z. Yang was with the Quantum Structures Laboratory, Department of Electrical Engineering, University of California, Riverside, CA 92521 USA. He is now with the School of Engineering and Applied Sciences, Harvard University, Cambridge, MA 02138 USA.

D. Yan is with the Center of Nanoscale Science and Engineering, University of California, Riverside, CA 92521 USA.

R. K. Lake is with the Laboratory for Terascale and Terahertz Electronics, Department of Electrical Engineering, University of California, Riverside, CA 92521 USA.

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TNANO.2010.2049271




Fig. 1. (a) Schematic cross section of TiSi<sub>2</sub> NC memory device. (b) Energy band diagram for TiSi<sub>2</sub> NC memory.

tric NCs (Al<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub>, and Si<sub>3</sub>N<sub>4</sub>, etc.) [12]–[14], have been proposed to achieve memory devices with longer retention performance. Metal NCs are the perfect material to be used as a floating gate to improve the programming speed [15]–[17]. However, the drawback of using metal NCs is the interdiffusion between NCs and tunnel oxide during device integration, which degrades the tunnel oxide and worsens retention performance [18]–[20]. Since post annealing is necessary for most of the device process, the thermal stability of such a memory cell has become an issue. In this study, we propose and experimentally verify a method to improve the thermal stability of the memory cell by using self-aligned TiSi<sub>2</sub> NCs.

Fig. 1(a) and (b) shows the cross section schematic and energy band diagram of a TiSi<sub>2</sub> NC memory, respectively. The wide distribution of defect-related deep levels in the forbidden gap of Si associated with Si NC memory reported in [4], [21], and [22] leads to easy loss of charges during the retention. In contrast, the Fermi level of TiSi<sub>2</sub> is within the bandgap of Si and 0.6 eV below the conduction bandedge of Si [23], as shown in Fig. 1(b), which significantly prolongs the charge retention. Metallic TiSi<sub>2</sub> NCs not only make the devices more stable in the high-temperature annealing process during the device fabrication, but also improve the programming speed of the devices, which is proven by the following experiments and simulations.

## II. EXPERIMENT

The TiSi<sub>2</sub> NC fabrication process begins with a thermal oxide deposition of about 5 nm, which was grown at 850 °C. Si NCs




Fig. 2. AFM images for (a) Si NCs, (b) as-fabricated TiSi<sub>2</sub> NCs, and (c) TiSi<sub>2</sub> NCs after diluted hydrofluoric acid etching.

were grown at 610 °C for 15 s with the pressure of 400 mtorr in a low-pressure chemical vapor deposition (CVD) system. TiSi<sub>2</sub> NCs were fabricated with a two-step-annealing silicidation method. First a 10-nm-thick metal Ti layer was deposited onto the sample. Then, the first annealing was performed in nitrogen at 775 °C for 60 s. The unreacted Ti metal on top of NCs as well as in between NCs was removed in selective etchant NH<sub>4</sub>OH:H<sub>2</sub>O<sub>2</sub>:H<sub>2</sub>O = 1:1:5. The second annealing was performed at 880 °C for 30 s after the metal removal to form more thermally robust TiSi<sub>2</sub> dots. The sample was then capped with control oxide of about 15 nm in a low-temperature oxide CVD furnace. Standard MOSFET process was performed afterward to form MOSFET memory devices.

Fig. 2(a)–(c) shows the atomic force microscope (AFM) images of the reference Si NCs, subsequently prepared silicide NCs, and a silicide NC sample after diluted HF etching, respectively. Both Si NC density and silicide NC density are about  $5 \times 10^{11} \text{ cm}^{-2}$ , suggesting excellent self-aligned formation of




Fig. 3. (a) XPS for as-fabricated TiSi<sub>2</sub> NCs. (b) TEM image for TiSi<sub>2</sub> NCs.

silicide dots from Si dots. The smooth substrate surface shown in Fig. 2(c) indicates that all the silicide NCs were removed by diluted HF. This experiment confirms that all original Si NCs have been converted to silicide NCs during the annealing process. Therefore, these NCs are different with our TiSi<sub>2</sub>/Si heteronanocrystals reported earlier [24]. Further improvement includes more energy levels available in pure silicide NCs over heteronanocrystals, leading to wider memory window and faster programming/erasing speeds. Fig. 3(a) shows the result of X-ray photoelectron spectroscopy (XPS) measurement for the silicide NC sample. One evident peak at  $\sim 460$  eV is corresponding to Ti 2P<sub>3/2</sub> states of TiSi<sub>2</sub>. The combination of AFM and XPS results suggests that TiSi<sub>2</sub> NCs have been achieved. Fig. 3(b) shows a typical cross-sectional transmission electron microscope (TEM) image of a dedicated TiSi<sub>2</sub> NC device sample. The NCs are of approximate dome shapes. Based on the average of a group of TEM images, the width of NCs are approximately determined to be  $\sim 7$  nm. The average distance between the NCs is  $\sim 5$  nm. These values are close to the AFM results, considering the tip effect. The thickness of the tunnel oxide is  $\sim 5$  nm and the control oxide is also estimated from these TEM measurements to be  $\sim 15$  nm, both of which are designed values and consistent with our ellipsometry measurements.

Si NC and TiSi<sub>2</sub> NC memories were fabricated and characterized. Fig. 4(a) shows typical high-frequency (1 MHz) capacitance–voltage (*C*–*V*) sweep results for TiSi<sub>2</sub> NC and Si NC MOS capacitor memories with scanning range between  $-15$  and  $+15$  V. The sweep began from inversion region to accumulation region and back to inversion region again. The voltage sweep rate is 0.5 V/s. It is found that *C*–*V* curves exhibit evident hysteresis with a voltage shift of around 3.1 V for TiSi<sub>2</sub>




Fig. 4. (a)  $C$ - $V$  sweep measurement for the TiSi<sub>2</sub> NC MOS memory and Si NC MOS memory capacitor. (b)  $C$ - $V$  hysteresis of TiSi<sub>2</sub> NC MOS memory capacitor after sweeps between 10 V ( $-10$  V), 12 V ( $-12$  V), and 15 V ( $-15$  V). The size for the capacitor is  $400 \mu\text{m} \times 400 \mu\text{m}$ .

NC memory and 1.1 V for Si NC memory, indicating that TiSi<sub>2</sub> NC memory shows stronger memory effects than that of the Si NC memory. Fig. 4(b) shows the bidirectional  $C$ - $V$  sweeps with different scanning range from  $\pm 10$  to  $\pm 15$  V for TiSi<sub>2</sub> NC MOS capacitor memory. When voltage sweeps from 10 to  $-10$  V and back to 10 V, a very small flatband voltage shift is observed. When the sweep voltage increases to 12 and 15 V, the flat band voltage shift shows larger memory window at 1.5 and 3.1 V, respectively. Wider voltage sweep range leads to the fact that more electrons are written/erased from the TiSi<sub>2</sub> NCs, therefore, larger memory window is achieved.

Fig. 5 shows the source-drain current ( $I_{ds}$ ) as a function of gate voltage ( $V_g$ ) for TiSi<sub>2</sub> NC MOSFET memory in the neutral state and writing state, which was characterized with an Agilent 4155 A semiconductor analyzer and Agilent 81104 A Pulse Generator at room temperature. The programming was performed at 15 V for 100 ms. The shift of the  $I$ - $V$  curve toward higher gate voltage indicates the electron storage in the NCs.

Fig. 6(a) shows the threshold voltage shift ( $\Delta V_{th}$ ) as a function of writing time in both TiSi<sub>2</sub> NC and reference Si NC MOSFET memory devices. It is evident that  $\Delta V_{th}$  increases with writing time until it finally saturates. This is due to the fact




Fig. 5. Memory effect from a TiSi<sub>2</sub> NC MOSFET memory cell. The shift of  $I_{ds}$ - $V_g$  curve after writing operation indicates the electron storage in the floating gate. The channel length of the device is  $1 \mu\text{m}$ .




Fig. 6.  $\Delta V_{th}$  as a function of (a) writing time at a fixed writing voltage of 15 V and (b) writing voltage at a fixed writing time of 100 ms, for MOSFET memory cells with TiSi<sub>2</sub> NCs and reference Si NCs, respectively.

that as the writing time increases, more and more electrons are injected into the NCs until they are unable to accept more electrons. Fig. 6(b) shows the dependence of  $\Delta V_{th}$  on the writing voltage in TiSi<sub>2</sub> NC and reference Si NC memory devices. At the beginning, the writing voltage is not high enough to make the electrons go through the tunneling oxide by Fowler-Nordheim (F-N) tunneling and almost no electrons are injected to the NCs, therefore, almost no threshold voltage shift was observed. As the writing voltage increases, the edge of the conduction band of tunneling oxide becomes triangular shaped and the slope of the






Fig. 7.  $\Delta V_{th}$  as a function of erasing time for MOSFET memory cells with  $TiSi_2$  NCs and reference Si NCs, respectively.




Fig. 8. Retention performance comparison between reference Si NC MOSFET device and  $TiSi_2$  NC MOSFET memory device. The writing was done at 20 V for 1 s.

triangle increases, which allows the electrons in the Si substrate to go through the tunneling oxide layer by F–N tunneling and reach the NCs. As the writing voltage reaches  $\sim 15$  V or more, the device  $\Delta V_{th}$  saturates and the saturation voltage is around 2 V. We further calculate the electron storage in terms of their threshold voltage shifting, which is defined as [25],

$$\Delta V_{th} = \frac{Q_{ox} T_{cox}}{\epsilon_{ox}} \quad (1)$$

where  $\epsilon_{ox}$  is the dielectric constant of  $SiO_2$  and  $T_{cox}$  the thickness of control oxide. The electrons storage at the saturation is estimated to be six electrons per  $TiSi_2$  dot.

The change in threshold voltage as a function of erasing time is shown in Fig. 7. The magnitude of  $\Delta V_{th}$  increases as the erasing time increases in both  $TiSi_2$  NC memory and Si NC memory. In the  $TiSi_2$  NC memory, because of higher density of state (DOS) than that of Si NCs, more electrons are available to be erased, which makes the  $\Delta V_{th}$  saturate at a higher value than Si NC memory device.

The retention characteristics are shown in Fig. 8 for the two devices with  $TiSi_2$  NCs and Si NCs, respectively. The devices were programmed at 20 V for 1 s.  $TiSi_2$  NCs lead to slower charge loss rate because of its lower occupied energy levels

in the NCs. Electrons in the  $TiSi_2$  NCs occupy the low energy level and are more difficult to tunnel through the tunneling oxide layer than electrons in Si NCs. Therefore, the  $TiSi_2$  NC memory device shows better retention performance than reference Si NC memory device.

### III. SIMULATION

To clarify the physical mechanism in the writing and erasing process of  $TiSi_2$  NC memory device, Schrodinger equation and Poisson–Boltzmann’s equation are combined to calculate the energy band distribution in writing and erasing process by self-consistent calculation in 1-D [26], [27]. It should be noted that 1-D simulation can provide straightforward and relatively accurate answers to this problem; more accurate results may be obtained through 3-D simulations [28], [29].

The electrical potential  $\phi$  (with respect to the substrate potential) satisfies the Poisson–Boltzmann’s equation

$$\frac{d}{dx} \left( \epsilon \frac{d}{dx} \phi \right) = q(p - n + D) \quad (2)$$

where  $q$  is the elementary electron charge,  $\epsilon$  is the material permittivity,  $n$  and  $p$  are the mobile electron and hole densities, respectively, and  $D$  is the concentration of ionized impurities (p-type doping).

The electron density in the NC is determined by the Schrodinger’s equation

$$-\frac{\hbar^2}{2} \frac{d}{dx} \left( \frac{1}{m} \frac{d}{dx} u(x) \right) + V(x)u(x) = Eu(x) \quad (3)$$

where  $u$ ,  $E$ ,  $V$ , and  $\hbar$  are the wave function, eigenenergy, potential energy, and reduced Planck’s constant, respectively. The parameters for the devices are similar as those in real devices with 8 nm NC size, 5-nm tunneling oxide, 15-nm control oxide, and the calculation stops when maximum difference between successive potential distributions is 1mV.

Fig. 9(a) and (b) shows the conduction band edges for the two devices with the embedded  $TiSi_2$  NCs and Si NCs in the writing and erasing biases, respectively. In Fig. 9(a), when 20 V is applied on the control gate, the edge of the conduction band in the tunneling oxide region and control oxide region shows a triangle shape. In the Si NC region, the edge of the conduction band also shows a triangular shape, indicating that the electric field penetrates the Si naocrystals and a certain amount of voltage drops on them. In the  $TiSi_2$  NC structure,  $TiSi_2$  is metallic. When the voltage is applied on the control gate, the electric field is screened at the surface, almost no voltage is dropped in the  $TiSi_2$  NC region. Since the total voltage drop is the same for both devices, the electric field in the tunneling oxide is higher in the  $TiSi_2$  NC memory than in the Si NC memory for a given applied voltage. The higher electric field in the tunneling oxide region increases the F–N tunneling of electrons from the Si substrate into the  $TiSi_2$  NC compared to that of the Si NC during the writing phase.

The same effect occurs during the erasing process as shown by the conduction band edges plotted in Fig. 9(b). In the  $TiSi_2$  NC memory, more voltage drops across the oxide layer compared




Fig. 9. Edge of conduction band distribution of TiSi<sub>2</sub> NC and reference Si NC devices in writing and erasing states (writing/erasing voltage is 20 V/−20 V).  $\epsilon$  is taken as 500 and 12 in TiSi<sub>2</sub> NC and Si NC respectively.

to that of the Si NC memory. Thus, for a given voltage, the tunneling rate out of the NC into the Si is larger for the TiSi<sub>2</sub> NCs compared to that of the Si NCs.

The higher DOSs in the metallic TiSi<sub>2</sub> NC compared to that in the Si NC combined with the increased electric field in the tunneling oxide explains the difference in the reading and writing properties of the two different systems. During writing, before saturation, the increased electric field in the tunneling oxide of the TiSi<sub>2</sub> NCs gives rise to a larger  $\Delta V_{th}$  for a given voltage or time as shown in Fig. 6(a) and (b). The larger DOS of the TiSi<sub>2</sub> compared to that of the Si NCs results in a larger saturation value of  $\Delta V_{th}$  for the TiSi<sub>2</sub> NC structures as shown in Fig. 6(b). The larger electric field in the tunneling oxide also explains the larger  $\Delta V_{th}$  as a function of erase time for the TiSi<sub>2</sub> NC structures compared to that of the Si NC structures as seen in Fig. 7, although the reason for the crossover at very short times is not clear. Thus, overall, the improvement in performance of the TiSi<sub>2</sub> NC memory compared to the Si NC memory is consistent with an explanation based on 1) the different electric fields in the tunneling oxides resulting from the different screening properties of the NCs and 2) the different DOSs of the NCs.

The writing and erasing tunneling current densities are calculated using the method proposed in [30], considering the quan-




Fig. 10. Simulated programming speed versus operation voltage. (a) Writing time as a function of gate voltage. (b) Erasing time as a function of gate voltage. The shift of conduction band between Si and SiO<sub>2</sub> is set to be 3.1 eV.

tization of carriers in the inversion layer or the accumulation layer when the device is biased

$$J = q \int T(E) f(E) \rho(E) F(E) dE \quad (4)$$

where  $f(E)$  is the impact frequency,  $\rho(E)$  is the 2-D DOSs,  $F(E)$  is the Fermi–Dirac distribution function, and  $T(E)$  is the tunneling probability, respectively. The time concept in a memory device can be defined as the inverse of the tunneling current density [31]. The time  $\tau$  is presented as

$$\tau = \frac{q}{J \times L^2} \quad (5)$$

where  $q$ ,  $J$ , and  $L$  are the electron charge, tunneling current density, and size of the NC, respectively.

Using (4) and (5), the calculated voltage dependences of the writing and erasing processes are shown in Fig. 10(a) and (b), respectively. It is found that, for both writing and erasing processes, the programming speed increases with the gate voltage. This is due to the change of the shape of the electron barrier in tunneling oxide region with the gate voltage. As the gate voltage increases, the electric field in tunneling oxide increases, which makes the electrons easier to go through the tunneling oxide. Since the electric field in tunneling oxide of TiSi<sub>2</sub> NC memory




Fig. 11. Simulated retention performance of reference Si NC and TiSi<sub>2</sub> NC memory. To match with experiment result,  $\phi_t$  is set to be 0.5eV for Si NC and 0.6 eV for TiSi<sub>2</sub> NC system.

is always larger than that in Si NC memory, TiSi<sub>2</sub> NC device shows faster programming speed than Si NC device.

To explain the retention characteristics, the trap-assisted tunneling mechanism is assumed. The retention time of the charge storage is calculated by Poole–Frenkel effect [32]. The leakage current is derived with the following method:

$$J = C_3 E \exp\left(-\frac{q\phi_t}{kT}\right) \exp\left(\frac{1}{\gamma kT} \sqrt{\frac{q^3}{\pi\epsilon}} E\right) \quad (6)$$

where  $\phi_t$  is trapped electrons' energy level below the dielectric conduction band and  $r$  is the refractive index of dielectric films.  $C_3$  relates to the trap density. Fig. 11 shows the retention performance comparison between the TiSi<sub>2</sub> NC memory and Si NC memory. The hollow symbol curves show the retention performance for Si NC memory and the solid symbol curves show the retention performance for TiSi<sub>2</sub> NC memory. The black color curves show the retention performance from experiment, which is also shown in Fig. 8. To match the real device, the potential is set to be 0 V on the control gate and the electric field in the tunneling oxide layer caused by the storage of electrons is calculated by Poisson equation. It is found that TiSi<sub>2</sub> NC memory device shows slower charge loss rate and higher charge storage after ten years, which is similar with the experimental result. TiSi<sub>2</sub> NCs store more electrons than Si NCs; moreover, the charge loss is slower due to the deeper well. These result in more electrons left in the NCs after ten years.

#### IV. CONCLUSION

In summary, we fabricated TiSi<sub>2</sub> NC memories by two-step annealing process. Compared with the reference Si NC memory, TiSi<sub>2</sub> NC memory shows larger memory window, faster writing, erasing speed, and better retention performance. Schrodinger equation and Poisson–Boltzmann's equation are combined to do self-consistent calculation to clarify the physical mechanism. Metallic TiSi<sub>2</sub> NC-embedded memory shows higher electric field in tunneling oxide region leading to easier F–N tunneling, which explains faster writing and erasing performance in TiSi<sub>2</sub>

NC memory. TiSi<sub>2</sub> NC memory also shows better retention performance in the calculation, which matches the real device characterization.

#### REFERENCES

- [1] D. Kahng and S. M. Sze, "Floating-gate and its application to memory devices," *Bell Syst. Tech. J.*, vol. 46, pp. 1288–1295, 1967.
- [2] S. Tiwari, F. Rana, K. Chan, L. Shi, and H. Hanafi, "Single charge and confinement effects in nano-crystal memories," *Appl. Phys. Lett.*, vol. 69, pp. 1232–1234, 1996.
- [3] Z. Liu, C. Lee, V. Narayanan, G. Pei, and E. C. Kan, "Metal nanocrystal memories – Part I: Device design and fabrication," *IEEE Trans. Electron Devices*, vol. 49, no. 9, pp. 1614–1622, Sep. 2002.
- [4] Y. Shi, K. Saito, H. Ishikuro, and T. Hiramoto, "Characteristics of narrow channel MOSFET memory based on silicon nanocrystals," *Jpn. J. Appl. Phys.*, vol. 38, pp. 2453–2456, 1999.
- [5] R. Ohba, N. Sugiyama, K. Uchida, J. Koga, and A. Toriumi, "Nonvolatile Si quantum memory with self-aligned double-stacked dots," *IEEE Trans. Electron Devices*, vol. 49, no. 8, pp. 1392–1398, Aug. 2002.
- [6] Q. Wan, C. L. Lin, W. L. Liu, and T. H. Wang, "Structural and electrical characteristics of Ge nanoclusters embedded in Al<sub>2</sub>O<sub>3</sub> gate dielectric," *Appl. Phys. Lett.*, vol. 82, pp. 4708–4710, 2003.
- [7] Z. T. Liu, C. Lee, V. Narayanan, G. Pei, and E. C. Kan, "Metal nanocrystal memories – Part I: Device design and fabrication," *IEEE Trans. Electron Devices*, vol. 49, no. 9, pp. 1606–1613, Sep. 2002.
- [8] C. H. Lee, J. Meeer, V. Narayanan, and E. C. Kan, "Self-assembly of metal nanocrystals on ultrathin oxide for nonvolatile memory applications," *J. Electron. Mater.*, vol. 34, pp. 1–11, 2005.
- [9] J. J. Lee and D. L. Kwong, "Metal nanocrystal memory with high-k tunneling barrier for improved data retention," *IEEE Trans. Electron Devices*, vol. 52, no. 4, pp. 507–511, Apr. 2005.
- [10] T. C. Chang, P. T. Liu, S. T. Yan, and S. M. Sze, "Memory effect of oxide/oxygen-incorporated silicon carbide/oxide sandwiched structure," *Electrochem. Solid-State Lett.*, vol. 8, no. 3, pp. G71–G73, 2005.
- [11] S. Choi, S. Kim, M. Chang, H. Hwang, S. Jeon, and C. Kim, "Highly thermally stable TiN nanocrystals as charge trapping sites for nonvolatile memory device applications," *Appl. Phys. Lett.*, vol. 86, pp. 123110-1–123110-3, 2005.
- [12] J. H. Chen, W. J. Yoo, D. S. H. Chan, and L. J. Tang, "Self-assembly of Al<sub>2</sub>O<sub>3</sub> nanodots on SiO<sub>2</sub> using two-step controlled annealing technique for long retention nonvolatile memories," *Appl. Phys. Lett.*, vol. 86, pp. 073114-1–073114-3, 2005.
- [13] Y. H. Lin, C. Chien, C. Lin, C. Chang, and T. Lei, "High-performance nonvolatile HfO<sub>2</sub> nanocrystal memory," *IEEE Electron Device Lett.*, vol. 26, no. 3, pp. 154–156, Mar. 2005.
- [14] S. Y. Huang, K. Arai, K. Usami, and S. Oda, "Toward long-term retention-time single-electron-memory devices based on nitrided nanocrystalline silicon dots," *IEEE Trans. Nanotechnol.*, vol. 3, no. 1, pp. 210–214, Mar. 2004.
- [15] C. Lee, A. Gorur-Seetharam, and E. C. Kan, "Operational and reliability comparison of discrete-storage nonvolatile memories: Advantages of single- and double-layer metal nanocrystals," in *IEDM Tech. Dig.*, 2003, pp. 557–560.
- [16] Z. Tan, S. Samanta, W. Yoo, and S. Lee, "Self-assembly of Ni nanocrystals on HfO<sub>2</sub> and N-assisted Ni confinement for nonvolatile memory application," *Appl. Phys. Lett.*, vol. 86, pp. 013107-1–013107-3, 2005.
- [17] T. C. Chang, P. T. Liu, S. T. Yan, and S. M. Sze, "Electron charging and discharging effects of tungsten nanocrystals embedded in silicon dioxide for low voltage nonvolatile memory technology," *Electrochem. Solid-State Lett.*, vol. 8, pp. G71–G73, 2005.
- [18] T. H. Ng, W. K. Chim, W. K. Choi, V. Ho, L. W. Teo, A. Y. Du, and C. H. Tung, "Minimization of germanium penetration, nanocrystal formation, charge storage, and retention in a trilayer memory structure with silicon nitride hafnium dioxide stack as the tunnel dielectric," *Appl. Phys. Lett.*, vol. 84, pp. 4385–4387, 2004.
- [19] Y.-C. King, T.-J. King, and C. Hu, "MOS memory using germanium nanocrystals formed by thermal oxidation of Si<sub>1-x</sub>Ge<sub>x</sub>," in *Proc. IEDM Tech. Dig.*, 1998, pp. 115–118.
- [20] T. S. Yoon, J. Kwon, D. Lee, K. Kim, S. Min, D. Chae, D. H. Kim, J. D. Lee, B. Park, and H. J. Lee, "High spatial density nanocrystal formation using thin layer of amorphous Si<sub>0.7</sub>Ge<sub>0.3</sub> deposited on SiO<sub>2</sub>," *J. Appl. Phys.*, vol. 87, pp. 2449–2453, 2000.
- [21] Y. Shi, K. Saito, H. Ishikuro, and T. Hiramoto, "Effects of traps on charge storage characteristics in metal-oxide-semiconductor memory structures



- based on silicon nanocrystals," *J. Appl. Phys.*, vol. 84, pp. 2358–2360, 1998.
- [22] B. Podor, Z. J. Horvath, and P. Basa, "Semiconductor nanocrystals," in *Proc. First Int. Workshop Semicond. Nanocrystals*, 2005, pp. 201–204.
- [23] E. Bucher, S. Schulz, M. C. Lux-Steiner, and P. Munz, "Work function and barrier heights of transition metal silicides," *Appl. Phys. A*, vol. 40, pp. 71–77, 1986.
- [24] Y. Zhu, B. Li, and J. Liu, "TiSi<sub>2</sub>/Si heteronanocrystal metal-oxide-semiconductor-field-effect-transistor memory," *Appl. Phys. Lett.*, vol. 89, pp. 233133-1–233133-3, 2006.
- [25] S. Tiwari, F. Rona, K. Chan, L. Shi, and H. Hanafi, "A silicon nanocrystals based memory," *Appl. Phys. Lett.*, vol. 68, pp. 1377–1379, 1996.
- [26] D. Zhao, Y. Zhu, R. Li, and J. Liu, "Simulation of a Ge-Si heteronanocrystal memory," *IEEE Trans. Nanotechnol.*, vol. 5, no. 1, pp. 37–41, Jan. 2006.
- [27] R. M. Chu, Y. G. Zhou, Y. D. Zheng, P. Han, B. Shen, and S. L. Gu, "Influence of doping on the two-dimensional electron gas distribution in AlGaIn-GaN heterostructure transistors," *Appl. Phys. Lett.*, vol. 79, no. 14, pp. 2270–2272, 2001.
- [28] C. Lee, U. Ganguly, V. Narayanan, T.-H. Hou, J. Kim, and E. C. Kan, "Asymmetric electric field enhancement in nanocrystal memories," *IEEE Electron Device Lett.*, vol. 26, no. 12, pp. 879–881, Dec. 2005.
- [29] U. Ganguly, C. Lee, T.-H. Hou, and E. C. Kan, "Enhanced electrostatics for low-voltage operations in nanocrystal based nanotube/nanowire memories," *IEEE Trans. Nanotechnol.*, vol. 6, no. 1, pp. 22–28, Jan. 2007.
- [30] Y. Zhu, D. Zhao, and J. Liu, "Numerical investigation of transient capacitances of Ge/Si heteronanocrystal memories in retention mode," *J. Appl. Phys.*, vol. 101, pp. 034508-1–034508-4, 2007.
- [31] B. J. Hinds, T. Yamanaka, and S. Oda, "Emission lifetime of polarizable charge stored in nano-crystalline Si based single-electron memory," *J. Appl. Phys.*, vol. 90, pp. 6402–6408, 2001.
- [32] C. Chaneliere, J. L. Autran, and R. A. B. Devine, "Conduction mechanisms in Ta<sub>2</sub>O<sub>5</sub>/SiO<sub>2</sub> and Ta<sub>2</sub>O<sub>5</sub>/Si<sub>3</sub>N<sub>4</sub> stacked structures on Si," *J. Appl. Phys.*, vol. 86, pp. 480–486, 1999.



**Huimei Zhou** received the B.S. and M.S. degrees in physics from Nanjing University, Nanjing, China, in 2001 and 2004, respectively. She is currently working toward the Ph.D. degree in electrical engineering at the University of California, Riverside.

From 2004 to 2005, she was a Process Integration Engineer at Semiconductor Manufacturing International Corporation, Shanghai, China, and from 2006 to 2007, she was a Process Integration Engineer at Chartered Semiconductor Manufacturing Ltd. (Global Foundries now), Singapore. Her research interests include fabrication and numerical simulation of nonvolatile flash memory.

research interests include fabrication and numerical simulation of nonvolatile flash memory.



**Bei Li** received the B.S. and M.S. degrees in materials science and engineering from Zhejiang University, Hangzhou, China, in 2000 and 2003, respectively, and the Ph.D. degree in electrical engineering from the University of California, Riverside, in 2010.

She is currently at Intermolecular, Inc., San Jose, CA. Her research interests include developing novel nanocrystals and their nonvolatile memories.

**Zheng Yang** (S'06–M'10) received the Ph.D. degree in electrical engineering from the University of California, Riverside, in 2009.

He is currently a Postdoctoral Research Fellow in Harvard University, Cambridge, MA. He has published more than 40 peer-reviewed journal papers with a total citation of more than 450 times.



**Ning Zhan** received the B.Sc. and M.S. degrees in physics from Fudan University, Fudan, China, in 2005 and 2008, respectively. He is currently working toward the Ph.D. degree in electrical engineering at the University of California, Riverside.

His research interests include graphene-based devices.



**Dong Yan** received the Ph.D. degree in automation science and electrical engineering from Beijing University of Aeronautics and Astronautics, Beijing, China, in 1995. In 1995, he joined the Department Precision Instruments, Tsinghua University, China, where his research focused on microelectromechanical systems (MEMS). He was a Research Associate at the School of Electrical and Computer Engineering, Cornell University, Ithaca, NY, where he was involved in the research on chip-scale atomic clock, radio isotope micropower sources, and infrared

imaging projects funded by Defense Advanced Research Projects Agency (DARPA). Since 2006, he has been a Senior Development Engineer at the Center of NanoSciences and NanoEngineering (CNSE), University of California, Riverside. Currently, he is involved with NEMS/MEMS-based fabrication and metrologies technologies development. His research interests include the design, fabrication, and characterization of inertial, optical, and microfluidic nanoelectromechanical systems (NEMS)/MEMS and BioNEMS/MEMS sensors and devices.



**Roger K. Lake** (SM'01) received the Ph.D. degree in electrical engineering from Purdue University, Washington, DC, in 1992.

He joined the Nanoelectronics Branch, Central Research Laboratories, Texas Instruments, Dallas, in 1993 to develop the theory for the Nanoelectronics Modeling Program, which became known as NEMO. In 1997, the Nanoelectronics Branch was acquired by Raytheon, where he developed theory and designs for Si/SiGe tunnel diodes. In 2000, he joined the Electrical Engineering Department, University of California, Riverside and founded the Laboratory for Terahertz and Terascale Electronics (LATTE) for investigating future electronic materials and devices. He has been the Department Chair since 2006.

Dr. Lake is an Associate Editor of the IEEE TRANSACTIONS ON NANOTECHNOLOGY, a member of the International Editorial Board of the *Journal of Nanoelectronics and Optoelectronics*.

Dr. Lake is an Associate Editor of the IEEE TRANSACTIONS ON NANOTECHNOLOGY, a member of the International Editorial Board of the *Journal of Nanoelectronics and Optoelectronics*.



**Jianlin Liu** received the B.S. and Ph.D. degrees in physics from Nanjing University, Nanjing, China, in 1993 and 1997, respectively, and the second Ph.D. degree in electrical engineering from the University of California, Los Angeles, in 2003.

In March 2003, he joined the Department of Electrical Engineering, University of California, Riverside, as a Tenure-Track Faculty, where he is currently an Associate Professor. He has authored or coauthored three book chapters and more than 150 technical papers and conference proceedings. His research

interests include Si- and ZnO-based thin films, nanowires and quantum dots, and their nanoelectronic and optoelectronic devices.