

Simulation of a Ge–Si Hetero-Nanocrystal Memory

Dengtao Zhao, *Member, IEEE*, Yan Zhu, Ruigang Li, *Senior Member, IEEE*, and Jianlin Liu, *Member, IEEE*

Abstract—The Ge/Si hetero-nanocrystal as a floating gate has been discussed and improved. The charge stored in the quantum well formed by SiO₂–Ge–Si has to be thermally activated to the valence band of the Si nanocrystal before it can leak to the substrate which significantly reduces the leakage current from the charge storage node (nanocrystal) to the substrate. The simulation shows that the flash memory with Ge–Si (3 nm/3 nm) hetero-nanocrystal floating gates possesses a retention time of about ten years with a tunneling oxide of only 2 nm. Both writing and erasing speeds are fast in the Ge–Si hetero-nanocrystal memories, which is similar to that in the memory based on Si nanocrystals only.

Index Terms—Erasing, hetero-nanocrystal memory, programming, retention.

I. INTRODUCTION

A SINGLE-ELECTRON memory is an ultimate device storing one-bit information by charging a single electron or hole. Due to the small size, and, therefore, small capacity (in the 10⁻¹⁵-F range), the Coulomb blockade effect [1] enables the multibit memory function. Owing to the low operation voltage, as well as the compatibility to the logical circuit, nanocrystal-based, especially Si-nanocrystal-based, MOS memories have been considered as one of the most promising applications in current very large scale integration (VLSI) [2]–[6]. In such a structure, Si nanocrystals are embedded in the SiO₂ matrix, shifting the threshold voltage if the nanocrystals are charged via tunneling injection through the oxide between the nanocrystals and the channel. As a nonvolatile memory device, the retention time at room temperature is one of the most important parameters. However, there is a tradeoff between the programming speed and the retention time. In order to have a long retention time, one needs to increase the tunneling oxide thickness. Nevertheless, a thicker tunneling oxide requires a higher operation voltage. A compromise would have to be achieved for a nanocrystal-based flash memory device. In order to have a higher programming speed, a longer retention time, and a lower operation voltage for scaling complementary metal–oxide–semiconductor (CMOS) platform, previously reported literatures considered the dielectrics multilayer instead of semiconductors [7]–[11]. For example, in [8] and [10], the authors used a “crested” multilayer tunneling barrier so that the sensitivity of the writing current on gate voltage can be improved. In [7] and [9], the nitride/oxide layered structure was implemented in the place of a single oxide tunneling barrier.

Manuscript received October 13, 2004; revised August 31, 2005. This work was supported by the Microelectronics Advanced Research Corporation (MARCO) and its Focus Center on Function Engineered NanoArchitectonics (FENA).

The authors are with the Quantum Structures Laboratory, Department of Electrical Engineering, University of California, Riverside, CA 92521 USA (e-mail: jianlin@ee.ucr.edu).

Digital Object Identifier 10.1109/TNANO.2005.861405




Fig. 1. (a) Schematic diagram of the p-channel memory device using Ge–Si as floating gates. (b) Energy-band structure of the memory.

This design results in a lower leakage current while keeping the same equivalent oxide thickness. A “quasi-superlattice” storage device was reported by Chang *et al.* [11], where the multilevel storage was realized by using an Si–Si₃N₄ superlattice. However, these designs need either complex fabrication processes [7], [9], [11] or very careful material selection, which needs more photo masks in addition to those used in the conventional Si CMOS process [8]–[10].

In contrast to using dielectric multilayer as barrier layers, a new structure is proposed by Yang *et al.* [12] using a semiconductor Ge–Si hetero-nanostructure as floating gate in which the Si also acts as a barrier layer for the holes during the data retention. Their calculation based on a Bardeen’s transfer Hamiltonian method showed that this structure can significantly increase the retention time and keep the writing and erasing speeds changed insignificantly. In our previous work, we have compared the memory windows of a Ge–Si hetero-nanocrystal memory and an Si nanocrystal memory [13]. In this work, we present our physical model, which is extended to include the quantum confinement effect on the energy level of the hetero-nanocrystal, the thermal activation of the trapped hole in the nanocrystal, as well as the electron current during erasing. This model is believed to predict more reliable device operation results of a real device.

II. MODEL AND THEORY

Fig. 1(a) shows the schematic diagram of a p-channel hetero-nanocrystal memory, and Fig. 1(b) shows the energy-band structure of the device using the Ge–Si hetero-nanocrystals as the floating gate [14]. We choose

aluminum as the control gate electrode so that the flat-band voltage is around zero since both aluminum and our n-type silicon (doping concentration $3 \times 10^{17} \text{ cm}^{-3}$) have almost the same work function (4.28 eV for aluminum and 4.24 eV for Si here) [15]. During the retention, since it has cooled down to the ground state of the Ge dot, which is lower than the valence band edge (E_v) of the Si dot, the hole has to be thermally excited to the valence band edge of an Si nanocrystal first during the tunneling-back process from the Ge dot to the substrate, as shown in Fig. 1(b), which, in consequence, prolongs the retention time. In writing mode, the quantum confinement effect will also block the writing speed when the operation voltage is small since the E_v of the nanocrystal is higher than that of the substrate. However, as the writing voltage increases to several voltages, this effect can be neglected. For the erasing mode, the current due to the tunneling of the electron from the substrate accumulation layer to the nanocrystal will be dominant. This is because of the fact that the band offset of the Ge–Si hetero-nanocrystal (0.47 eV) is higher than the difference (~ 0.1 eV) between the conduction band edges (E_c) for the nanocrystal and the accumulation layer where the electron has a higher density of states [two-dimensional (2-D)] than the hole in the nanocrystal [three-dimensional (3-D)]. Since the conduction band offset of Ge–Si is very small, the erasing process will be almost the same as that for a Si-nanocrystal-based memory. Thus both the writing and erasing processes are not influenced by using the Ge–Si hetero-nanocrystals as the floating gate in the place of Si nanocrystals.

Since the bias is applied between the control gate and the substrate, the lateral (dot-to-dot) charge exchange can be neglected. This is reasonable also due to the fact that the dot-to-dot spacing is generally one order of magnitude higher than the tunneling oxide thickness. Based on this assumption, a one-dimensional (1-D) model with some 3-D corrections is implemented for the calculation in this work, allowing only vertical charge transport via tunneling.

The time concept in a memory device can be defined as the inverse of the tunneling current density [15], [16]. Since the dot distribution is discrete and the dot size is small (~ 5 nm), the time τ is

$$\tau = \frac{q}{J \times L^2} \quad (1)$$

where q , J , and L are the electron charge, tunneling current density, and the linear size of the nanocrystal, respectively. Only single-hole storage is considered here due to Coulomb blockade effect, which repulses the second hole to enter the dot once the nanocrystal is occupied by the first hole.

The writing and erasing tunneling current densities are calculated using the method proposed in [17] and [18], considering the quantization of carriers in the inversion layer or the accumulation layer when the device is biased

$$J = q \int_{E_{\text{shift}} \leq E} T(E) f(E) \rho(E) F_{1/2}(E) dE \quad (2)$$

where $f(E)$ is the impact frequency, $\rho(E)$ is the 2-D density of states, $F_{1/2}(E)$ is the Fermi–Dirac distribution function, and $T(E)$ is the tunneling probability, respectively. E_{shift} is the Si

valence (for writing) or conduction band (for erasing) shift due to the quantum confinement effect from the small size of the nanocrystal. The impact frequency reads [18]

$$f(E) = 0.6 \times \frac{2q}{(3\pi\hbar m_{\text{Si},\perp})^{1/3}} \left(\frac{\varepsilon_{\text{ox}} F_{\text{ox}}}{\varepsilon_{\text{Si}}} \right)^{2/3} \quad (3)$$

where \hbar , $m_{\text{Si},\perp}$, ε_{ox} , F_{ox} , and ε_{Si} are the reduced Planck's constant, the hole (or electron) effective mass perpendicular to the substrate, the dielectric constant of SiO_2 , the surface electric field in the SiO_2 layer, and the Si dielectric constant, respectively. The density of states for a 2-D confined hole or electron gas is [18]

$$\rho(E) = \frac{m_{\text{Si},//}}{\pi\hbar^2} \quad (4)$$

where $m_{\text{Si},//}$ is the hole or electron effective mass in the confined plane of the accumulation or the inversion layer. The surface field of the oxide layer F_{ox} is derived by solving the Poisson equation. The tunneling probability $T(E)$ was derived with the transfer matrix method [19], [20]. Briefly, an arbitrary barrier could be approximated with N slices, within which slice the potential keeps a constant. The approximation can be sufficiently precise if N is sufficiently large. The wave function with each potential sheet can be expressed as the sum of a forward and a backward wave. Using the boundary conditions for energy and momentum conservation yields the relation between the wave amplitudes in sheet i and $i + 1$, which finally leads to [20]

$$\begin{pmatrix} A_{N+1} \\ B_{N+1} \end{pmatrix} = T \begin{pmatrix} A_0 \\ B_0 \end{pmatrix} = \begin{pmatrix} T_{11} & T_{12} \\ T_{21} & T_{22} \end{pmatrix} \begin{pmatrix} A_0 \\ B_0 \end{pmatrix} \quad (5)$$

where T is the transfer matrix and A_i, B_i ($i = 1 \sim N + 1$), are the amplitudes of the forward and backward wave components in the i th slice in the barrier. Since $A_1 = 1$ and $B_n = 0$, which means a unit forward wave in the incident medium and there is no backward component at the exit side, one then obtains the tunneling coefficient $D(E_x)$ [19], [20] as

$$D(E_x) = \frac{k_{N+1}(E_x) \times m_0^*}{k_0(E_x) \times m_{N+1}^*} |A_{N+1}(E_x)|^2 \quad (6)$$

where the wave vector k_i in the i th slice verifies

$$k_i = \frac{\sqrt{2m_i^*(E - V_i)}}{\hbar} \quad (7)$$

and V_i is the potential in the i th potential sheet. The potential distributions for retention and writing/erasing processes are obtained by solving the Poisson equation with the finite-difference method by considering the contribution of the charge if it is already injected into the nanocrystal.

During retention at zero bias, the electron current from the substrate to the positively charged nanocrystal is very small due to the potential drop across the tunneling oxide. Therefore, the retention time is dominated by the hole current leakage from the nanocrystal to the substrate [21]. The retention time τ is derived with following method:

$$\tau = \frac{1}{\sum_{i=n}^{\infty} \exp\left(\frac{-(E_i - E_0)}{k_B T}\right) f(E_i) T(E_i)} \quad (8)$$

where E_i , E_0 , and K_B are the i th excited and ground states of the hetero-nanocrystal and Boltzmann's constant, respectively. The integer number n is the quantum number from which the wave function of the hole covers both Ge and Si regions of the hetero-nanocrystal. Note that E_n will automatically be greater than E_v of the Si substrate, and, thus, the states with a quantum number higher than n can tunnel to the Si substrate. The term $\exp(-(E_i - E_0)/k_B T)$ in (8) represents the detrapping coefficient since a hole confined in the Ge dot region should be first thermally activated to the n th excited state before it can tunnel to the substrate. This process is very similar to the process of an electron detrapping from the defect-related trapped state to the Si conduction band in an Si-nanocrystal-based memory device, as described by She *et al.* [21]. The eigen-energy levels and corresponding wave functions are calculated using an improved shooting method [23] with the effective mass approximation of charges in a cubic quantum box. The quantum box deviates from the real shape of nanocrystals; nevertheless, it provides a first-order accuracy.

For all of the calculations, the control oxide is fixed at 5 nm so that the tunneling through control oxide can be disregarded. All of the interfaces, including SiO₂–Si, Ge–Si, and Ge–SiO₂, are assumed to be abrupt to provide the first-order analysis. The cases that practical devices may have gradual interfaces due to intermixing and band-structure deformation due to strain built in Si and Ge are not considered. Although the intermixing of Ge–SiO₂ (tunneling oxide) has been reported to degrade the memory performance [22], it is not a serious issue in our case, since the oxide side of the Ge–SiO₂ interface here is control oxide. The effect of intermixing of Ge–Si on the ground state energy of a hole in the Ge region and the retention characteristics is an issue to be investigated. Due to the random orientation of nanocrystals, the effective masses of density of states were used for tunneling calculation. The values are 1.08 and 0.56 m_0 for electrons in Si and Ge, respectively, and 0.29 and 0.57 m_0 for holes in Si and Ge, respectively, where m_0 is the electron mass in free space.

III. RESULTS AND DISCUSSION

The normal components (to the Si–SiO₂ interface) of the hole wave function for the ground state and several excited states are given in Fig. 2 for the Ge–Si hetero-nanocrystal embedded in SiO₂, where both Ge dot and Si dot sizes are 3 nm. For simplicity, both Ge and Si nanocrystals are assumed to have cubic shapes. It is found the wave function is mainly localized in the Ge region when the quantum number i is less than 3. For the third excited state, the wave function is delocalized from the Ge region and spreads to cover the Si region as well. The corresponding eigen-energy E_3 (the third excited state) is calculated to be 0.58 eV with the shooting method [23]. The ground state energy is 0.044 eV. The retention time thus is calculated as a function of the tunneling oxide thickness, as shown in Fig. 3, where the cases with 4-nm Ge/4-nm Si and 5-nm Ge/5-nm Si hetero-nanocrystals are also given. The retention time reaches $\sim 10^8$ s (ten years) when the tunneling oxide thickness is 2.0 nm. Due to the quantum confinement effect, the smaller dot leads to a shorter retention time, as shown in Fig. 3. The retention




Fig. 2. Wave function within the SiO₂–Ge–Si–SiO₂ compound quantum well. From the third excited states, the wave functions become delocalized from the Ge region and covers the hole well region. The eigen-energy of the third state is now the valence band bottom.




Fig. 3. Retention time of the Ge–Si hetero-nanocrystal flash memory as a function of the tunneling oxide thickness with different nanocrystal sizes. The difference due to the change of the nanocrystal size is insignificant. The retention time reaches ten years when a 2.0-nm tunneling oxide is used for a 3-nm Ge/3-nm Si hetero-nanocrystal p-channel flash memory.

time for the device with 5-nm Ge/5-nm Si and a tunneling oxide of 2 nm is 6×10^7 s, which is slightly smaller than the value (1.1×10^8 s) obtained in [12] where the quantum confinement was not considered. However, it is also found from Fig. 3 that the retention time is only slightly improved by employing a larger nanocrystal. This dot-size immunity of the retention time benefits the device performance uniformity since the real fabrication of the nanocrystal will more or less introduce a certain dot-size distribution, which, in consequence, leads to a device performance dispersion particularly when the device scales down to include only several nanocrystals.

As a comparison, the corresponding retention times for the memory device using Si nanocrystals only are illustrated in Fig. 4. Due to the quantum confinement mechanism, E_v (ground state) of the Si nanocrystal is higher than that of the Si substrate. For a 6-nm cubic Si nanocrystal embedded in SiO₂, the ground state of the hole is calculated to be 0.056 eV higher than the E_v of the Si substrate. Therefore, a resultant tunneling oxide thickness of ~ 3.4 nm is required for a ten-year




Fig. 4. Retention time of an Si nanocrystal flash memory as a function of the tunneling oxide thickness with different nanocrystal sizes. The difference due to the change of the nanocrystal size is also insignificant. The retention time in this case is much less than the case of the hetero-nanocrystal.




Fig. 5. Writing time as a function of the tunneling oxide thickness for both the Si nanocrystal and the Ge-Si hetero-nanocrystal memories. The dependences of the writing time on both crystal size and the Ge presence are all very slight.

retention if the Si nanocrystal only is present, seen in Fig. 4, which means a much higher programming voltage for keeping a decent programming speed.

Fig. 5 shows the writing time as a function of the tunneling oxide thickness for both Ge-Si hetero-nanocrystal and Si nanocrystal memories with a writing voltage of -6 V. Again, only very small differences can be found for different nanocrystal sizes. The difference between the memory devices with and without the hetero-nanocrystals is also not remarkable, which means that the influence of the hetero-structure on the writing speed can be neglected. However, due to the higher barrier (5.1 eV) for a hole than that for an electron (3.1 eV), the p-channel memory device proposed here has a relatively lower writing speed ($\sim 5 \times 10^{-5}$ s at -6 V) than an n-channel device ($\sim 1 \times 10^{-6}$ s at 6 V, in [21]).

The erasing time is shown in Fig. 6 with an operation voltage of 6 V as a function of the tunneling oxide thickness for both the cases of Ge-Si hetero-nanocrystals and Si nanocrystals, with different nanocrystal sizes. The erasing time difference tends to




Fig. 6. Erasing time as a function of the tunneling oxide thickness for both the Si nanocrystal and the Ge-Si hetero-nanocrystal memories. The crystal size and the presence of a Ge dot on an Si dot does not affect the erasing process.




Fig. 7. Dependence of the programming speeds on the operation voltage. Due to a higher hole barrier, writing a hole to the dot is more difficult than erasing it.

be greater as the tunneling oxide thickness increases. An erasing time around $1 \mu\text{s}$ can be achieved with a tunneling oxide thickness of around 2.0 nm.

The voltage dependences of the writing and erasing processes are illustrated in Fig. 7, where Ge and Si are both 3 nm thick and the tunneling oxide is kept as 2.0 nm. It is found again, for both the writing and erasing processes, that the Ge on the Si nanocrystal does not influence the speed. As the writing voltage increases to -10 V, the writing time can be improved to be several microseconds while the erasing time can be $0.03 \mu\text{s}$ as the erasing voltage equals 10 V.

IV. CONCLUSION

By introducing the Ge-Si hetero-nanocrystals in a p-channel flash memory device, an extra quantum well for the holes is established [12]. This model is improved to include the quantum confinement effect and both electron and hole currents during device operation. The dependence of the retention, writing and erasing times on the hetero-structure, the tunneling oxide thickness, and the nanocrystal size were investigated, respectively. Calculations show that the existence of this type of quantum

well will benefit the retention time prominently while not interfering with the writing and erasing speeds.


REFERENCES

- [1] L. Guo, E. Leobandung, and S. Y. Chou, "A silicon single-electron transistor memory operating at room temperature," *Science*, vol. 275, pp. 649–651, 1997.
- [2] S. Tiwari, F. Rana, H. Hanafi, A. Hartstein, E. F. Crabbe, and K. Chan, "A silicon nanocrystals based memory," *Appl. Phys. Lett.*, vol. 68, pp. 1377–1379, 1996.
- [3] J. J. Welser, S. Tiwari, S. Rishton, K. Y. Lee, and Y. Lee, "Room temperature operation of a quantum-dot flash memory," *IEEE Electron Device Lett.*, vol. 18, no. 6, pp. 278–280, Jun. 1997.
- [4] Y. Shi, K. Saito, H. Ishikuro, and T. Hiramoto, "Effects of traps on charge storage characteristics in metal-oxide-semiconductor memory structures based on silicon nanocrystals," *J. Appl. Phys.*, vol. 84, pp. 2358–2360, 1998.
- [5] K. Yano, T. Ishii, T. Sano, T. Mine, F. Murai, H. Hashimoto, T. Kobayashi, T. Kure, and K. Seki, "Single-electron memory for giga-to-tera bit storage," *Proc. IEEE*, vol. 87, no. 4, pp. 633–651, Apr. 1999.
- [6] H. S. P. Wong, D. J. Frank, P. M. Solomon, C. H. J. Wann, and J. J. Welser, "Nanoscale CMOS," *Proc. IEEE*, vol. 87, no. 4, pp. 537–570, Apr. 1999.
- [7] Y. Shi, X. W. Wang, and T. P. Ma, "Tunneling leakage current in ultrathin (<4 nm) nitride/oxide stack dielectrics," *IEEE Electron Device Lett.*, vol. 19, no. 10, pp. 388–390, Oct. 1998.
- [8] K. K. Likharev, "Layered tunnel barriers for nonvolatile memory devices," *Appl. Phys. Lett.*, vol. 73, pp. 2137–2139, 1998.
- [9] Y. Shi, X. W. Wang, and T. P. Ma, "Electrical properties of high-quality ultrathin nitride/oxide stack dielectrics," *IEEE Trans. Electron Devices*, vol. 46, no. 2, pp. 362–368, Feb. 1999.
- [10] J. D. Caspersen, L. D. Bell, and H. A. Atwater, "Materials issues for layered tunnel barrier structures," *J. Appl. Phys.*, vol. 92, pp. 261–267, 2002.
- [11] T. C. Chang, S. T. Yan, P. T. Liu, C. W. Chen, H. H. Wu, and S. M. Sze, "Quasisuperlattice storage: A concept of multilevel charge storage," *Appl. Phys. Lett.*, vol. 85, pp. 248–250, 2004.
- [12] H. G. Yang, Y. Shi, L. Pu, J. Wu, R. Zhang, B. Shen, P. Han, S. L. Gu, and Y. D. Zheng, "Nonvolatile memory based on Ge/Si hetero-nanocrystals," *Appl. Surf. Sci.*, vol. 224, pp. 394–398, 2004.
- [13] Y. Zhu, D. T. Zhao, R. G. Li, and J. L. Liu, "Threshold voltage shift of heteronanocrystal floating gate flash memory," *J. Appl. Phys.*, vol. 97, p. 034 309, 2005.
- [14] L. Colombo, R. Resta, and R. Baroni, "Valence band offset at stained Si/Ge interface," *Phys. Rev. B, Condens. Matter*, vol. 11, pp. 5572–5579, 1991.
- [15] J. Singh, *Semiconductor Devices: Basic Principles*. New York: Wiley, 2000.
- [16] B. J. Hinds, T. Yamanaka, and S. Oda, "Emission lifetime of polarizable charge stored in nano-crystalline Si based single-electron memory," *J. Appl. Phys.*, vol. 90, pp. 6402–6408, 2001.
- [17] Z. A. Weinberg, "On tunneling in metal-oxide-silicon structures," *J. Appl. Phys.*, vol. 53, pp. 5052–5056, 1982.
- [18] L. F. Register, E. Rosenbaum, and K. Yang, "Analytic model for direct tunneling current in polycrystalline silicon-gate metal-oxide-semiconductor devices," *Appl. Phys. Lett.*, vol. 74, pp. 457–459, 1998.
- [19] Y. Ando and T. Itoh, "Calculation of transmission tunneling current across arbitrary potential barriers," *J. Appl. Phys.*, vol. 61, pp. 1497–1502, 1986.
- [20] W. W. Yang, X. H. Cheng, Y. M. Xing, W. J. Li, and Y. H. Yu, "Stress current calculation of stacked dielectrics in time dependent dielectric breakdown," *J. Appl. Phys.*, vol. 94, pp. 4032–4035, 2003.
- [21] M. She and T. J. King, "Impact of crystal size and tunnel dielectric on semiconductor nanocrystal memory performance," *IEEE Trans. Electron Devices*, vol. 50, no. 9, pp. 1934–1940, Sep. 2003.
- [22] T. H. Ng, W. K. Chim, W. K. Choi, V. Ho, L. W. Teo, A. Y. Du, and C. H. Tung, "Minimization of germanium penetration, nanocrystal formation, charge storage, and retention in a trilayer memory structure with silicon nitride/hafnium dioxide stack as the tunnel dielectric," *Appl. Phys. Lett.*, vol. 84, pp. 4385–4387, 2004.
- [23] S. F. P. Paul and H. Fouckhardt, "An improved shooting approach for solving the time-independent Schrödinger equation for III/V QW structures," *Phys. Lett.*, vol. 286, pp. 199–204, 2001.



Dengtao Zhao (M'05) received the B.Sc. and M.S. degrees from Suzhou University, Suzhou, China, in 1997 and 2000, and the Ph.D. degree from Fudan University, Shanghai, China, in 2003, respectively, all in physics.


Since 2003, he has been working on novel nanocrystal flash memory devices as a Postdoctoral Researcher with the Quantum Structures Laboratory, Department of Electrical Engineering, University of California, Riverside. His current interests include fabrication and numerical simulation of charge-trapped nonvolatile memories and nanoscale optoelectronics.



Yan Zhu received the B.Sc. and M.S. degrees in physics from Suzhou University, Suzhou, China, in 1998 and 2001, respectively, and is currently working toward the Ph.D. degree in electrical engineering at the University of California, Riverside.

From 2001 to 2003, she was a Process Engineer with Grace Semiconductor Manufactory Corporation, Shanghai, China. Her research focuses on fabrication and numerical simulation of nonvolatile flash memory.

Ruigang Li (M'98–SM'05), photograph and biography not available at the time of publication.



Jianlin Liu (M'05) received the B.S. and Ph.D. degrees in physics from Nanjing University, Nanjing, China, in 1993 and 1997, respectively, and the Ph.D. degree in electrical engineering from the University of California, Los Angeles, in 2003.

In March 2003, he joined the Department of Electrical Engineering, University of California, Riverside, as a tenure-track faculty, where he is currently an Assistant Professor. He has published three book chapters and more than 100 technical papers and conference proceedings. His areas of research

include Si- and ZnO-based semiconductor materials growth, nanostructures fabrication, and nanodevices fabrication for applications in nanoelectronics and optoelectronics.